英语翻译The VLIW architecture defines a 64-bit instruction bundl

英语翻译
The VLIW architecture defines a 64-bit instruction bundle.Instructions that are common for computation can be encoded into a three-instruction bundle that issues into scalar execution pipelines.
For computationally-intense applications,the Tilera compiler generates tight three-instruction per bundle sequences and loops to maximize compute resources and minimize the instruction-stream footprint.